Defines
Clear the I2S interrupt for ready to receive data (MIC path).
Clear the I2S interrupt for ready to send data out (SPK path).