↑

SPI Defines

group SPI_Defines

Defines

SPI_TX_FIFO_SIZE: The chip supports 32 TX FIFO SIZE.

SPI_RX_FIFO_SIZE: The chip supports 32 RX FIFO SIZE.

SPI0_SLAVE_TX_FIFO_SIZE: The chip supports 64 TX FIFO SIZE.

SPI0_SLAVE_RX_FIFO_SIZE: The chip supports 64 RX FIFO SIZE.

SPI_SUPPORT_WRAP_MODE: The function is not supported.

SPI0_SUPPORT_MASTER_SLAVE: The function is not supported.

SPI0_SUPPORT_HS: The chip supports HS function.

SPI_SUPPORT_APH_BRIDGE_FOR_HIGH_SPEED: The chip supports APH bridge for high speed.

SPI_SUPPORT_CLOCK_SOURCE_SWITCH: The function is not supported.

SPI_SUPPORT_CLOCK_SOURCE_CONFIG: The chip supports clock source configuration.

SPI_DFS_BIT_FIELD: The SPI DFS bit field is dfs_32.